I. INTRODUCTION

S
PIDER is a balloon-based mission designed to observe the signature of gravity waves in the B-mode polarization of the cosmic microwave background radiation (CMB). To achieve this goal a wide frequency band (80-275 GHz) and the ability to operate with astronomical foregrounds present is required. Substantial improvement in sub-millimeter detector technology is needed to achieve this goal. We have designed, fabricated and tested transition edge sensor (TES) devices capable of meeting these goals. Each device contains a TES detector, an on-chip, polarization-sensitive antenna, on-chip filters, and a termination resistor that couples the antenna to the TES island. In flight, the TES's will operate on the Ti transition exclusively. However, the available radiation environment in the laboratory saturates the Ti TES's, making testing of the detectors and telescope optics impossible without the addition of attenuating elements. To avoid this complication, we have created a device we call a dual-TES, that has a very wide dynamic range. The dual-TES is composed of a Ti thermistor in series with an Al thermistor. Having the two thermistors allows us to operate the device either within the Al transition ( 1 K) or the Ti ( 450 mK) transition. Antenna performance, beam mapping, and other optical tests are performed by biasing the device within the Al transition and will be described elsewhere. The DC electrical properties and the thermal characteristics of the devices are carried out in dark conditions in a dilution refrigerator and are described here. Once Spider is deployed, the devices will operate exclusively on the Ti transition and the Al thermistor will be deep within its superconducting state.
II. DEVICE FABRICATION AND EXPERIMENTAL SETUP
Fabrication of the TES arrays is accomplished using an assortment of lithography, deposition, and etching technologies. The process is quite challenging and many technical hurdles were overcome to make the process reliable. All lithography is performed with a Canon FPA 3000, deep ultra-violet, stepper mask aligner, allowing us to step and repeat many patterns on one, 4-inch wafer. The process requires no wet etches, and can be carried out by patterning only the front side of the wafer. The starting silicon wafers have grown on them a thin, a one micron thick layer of silicon nitride which will ultimately be patterned into the suspended membrane on which the TES's sit. The initial step is creating the aluminum portion of the dual-TES. The Al pattern is composed of two separate banks of Al created by a lift-off process. The Al is deposited by electron beam evaporation in a chamber with a pressure of . The second step is an insulating, protection layer for the Al. This is an etch back process. First the is deposited by RF-sputtering in a chamber with a base pressure of . Then we use an inductively coupled plasma (ICP) etch with a plasma to pattern the . This etch opens up holes in the SiO2 layer allowing contact to be made to the Al. Next is the creation of the Ti TES which bridges the gap between the two Al banks. The Ti patterning is also an etch-back process. Before depositing the Ti we lightly ion mill the sample to insure an Ohmic contact between the Al and Ti. This is performed in a chamber with a base pressure of . In order to achieve adequate thickness uniformity across our 4-inch wafers we found it necessary to use a 6-inch Ti target. The Ti is patterned with a Freon-12, inductively coupled plasma (ICP) etch. After this we immediately dip the wafers in water to wash away any HCl that may have formed from Cl residue and moisture in the air. Next, we deposit a second insulating layer to protect the entire dual TES structure. The patterning and etching of connection vias for this second protection layer is identical to that used in the first protection layer. This concludes the creation of the dual-TES structure. The remaining steps are creating the antenna, DC wiring, termination resistor, and thermally isolated membrane.
The antennae used for our devices are slot-array antennae. The first step is depositing a Nb ground plane and etching the slots. Also etched into this ground plane are windows in which the TES's sit. First we ion mill, then deposit Nb by magnetron sputtering. The niobium is patterned and etched by ICP using a plasma. Just as with the Ti etch, the wafers are immediately dunked in water after the etch to inhibit the formation of HCl. The next step is creating an inter-layer dielectric (ILD) which will separate the ground plane from a top Nb layer. The ILD is 285 nm of and is deposited by biased RF sputtering using a 6-inch target. The biasing is necessary to insure nice, smooth contours at step edges. The thickness of the ILD is vital to ensuring the desired antenna frequency response. Again a 6-inch target is needed to obtain adequate thickness uniformity. It is also necessary that the ILD have a low defect and hole density. By systematically studying the formation of holes, we discovered that debris either present at the beginning of the ILD deposition, or debris coming from the target, dislodges during later cleaning steps and creates holes. In order solve this problem we create the ILD layer in two depositions. After the first deposition, the sample is removed, polished, cleaned with ultrasound and plasma. The polishing and cleaning dislodges any debris that may be loosely bound to the , opening up holes. The second deposition fills in these holes. Without this polishing and two-step deposition, a troublesome number of shorts to the ground plane layer occurred. Presently we are experimenting with an annodization process for the Nb ground plane that would also alleviate the shorting problem.
After the ILD has been deposited it is patterned and etched by ICP with plasma to create vias for connecting the TES's to the top Nb layer. Prior to the top layer Nb deposition, an ion milling step is performed in-situ to insure Ohmic contact to the Nb contact pads in the first Nb layer. The top layer Nb is deposited, patterned, and etched with the same system, chamber, and parameters as the first Nb layer. The top Nb layer contains the antennae, DC wiring, filters, and a microstrip line which couples power from the antenna to a termination resistor which Fig. 5(b) ), the ratio N =N is roughly 3 times lower than N =N for 1/6 square device when it is in the middle of its transition (top curve in Fig. 5(a) ). In addition, the excess noise peak is pushed out to higher frequencies for the 1/20 square device. Other relevant parameters for the devices, such as G, T , , and time constant are same.
will sit on the thermally isolated membrane. The next step is creating this termination resistor. The resistor is made of gold and absorbs power from the antenna and dumps this heat into the membrane and hence to the TES. The resistor pattern is a lift-off procedure. To insure adhesion, a thin layer of Ti is put down first. At this point, the electrical aspects of the TES array are complete. The remaining process is defining the thermally isolated membranes.
Creating the suspended, thermally isolated membranes is the most challenging part of the fabrication process. The membranes are rectangles and are suspended and isolated by four, 3-micron wide legs, and two, 9-micron wide legs. The DC wiring and microstrip lines rest on the wider legs. The first step in defining the membranes is to etch the in unwanted areas. The patterning for this is done with a thick (4 micron) photoresist. The etching is performed by ICP using a plasma. This etch exposes bare silicon in regions except those where the membrane and arms will be. The final wafer containing the TES array has to be in the shape of a square so that wafers can be tiled together. Thus, the etch also exposes bare silicon at the perimeter of the entire array pattern to define a square. After the etch, a very thick ( 10 micron) photoresist is patterned to define the square, the membrane, and membrane arms. A thick resist is necessary because the exposed bare silicon is etched with an STS deep trench etcher which cuts completely through the 500 micron thick wafer in 3 hours. After the deep trench etching, the wafer is now a square. The resist used in the deep trench etching is not removed and is still thick enough to be used in the final step. The final step is a gas etch to undercut the silicon below the membrane and legs. With this final step the membrane is now thermally isolated. The thermal conductance, G, between the membranes and wafer is 18-20 pW/K. However, for some test devices G is made deliberately larger by using shorter legs. The final product is a square wafer, with 128, membrane isolated, antenna-coupled TES's. These square wafers are then tiled together to form focal planes. If one desires to test individual devices, the patterning of the square can be omitted and instead the wafer can be diced into small chips each with 2 TES's. An optical micrograph of a dual-TES, isolation arms, membrane and coupling resistor is depicted in Fig. 1 .
The tests are carried out in dark conditions in a dilution refrigerator with a base temperature of 10 mK. The devices are put into a standard circuit (Fig. 2) which voltage biases the detectors [1] , [2] . The voltage bias is accomplished by current biasing a 1 mOhm shunt resistor whose value is considerably lower than the 0.1 Ohm thermistor. The current through the thermistor is measured by a SQUID that couples to an inductance in series with the thermistor.
III. RESULTS
Parameters of interest for TES performance are; transition temperature, , thermal conductance, G, between the suspended membrane and substrate, the sharpness of the superconducting transition, , noise equivalent power (NEP) including those at sub-Hertz frequencies, and finally the natural and operational time constants, and respectively. These parameters were measured and are compared to those needed for Spider.
A. Characterizing the Transition
The superconducting transitions were characterized by monitoring the Johnson noise as the temperature was swept. This method avoids the need for a probe current. The result from a typical Ti thermistor is shown is Fig. 3 . The transitions observed are sharp, with 's of about 1500 in the center of the transition. It should be noted that during normal operation a bias current will be present and will lower the sharpness of the transition. Thus during normal operation the effective is lower and typically 100. The transitions of the Al thermistors (not shown) are also of interest and typically occur at 1.2-1.3 K. 
B. Thermal Isolation
Current-voltage sweeps were performed at many different refrigerator temperatures, . The power, , dissipated by the TES is obtained from these sweeps and the thermal conductance between the substrate and isolated island can be deduced from the slope of . This is shown in Fig. 4 . A conductance of 18.5 pW/K is observed.
C. Noise Properties
The low frequency noise equivalent power in our devices was measured over a frequency span ranging from 1 mHz up to 6 kHz. A long-standing mystery in TES devices is an unexplained noise, sometimes called excess noise, which appears from a few hundred Hz to a few kHz. In hopes of decreasing this excess noise, different sample geometries were explored, including those with normal metal bars. Similar normal bars were implemented by Ullom [3] and the desired effect of reducing excess noise was observed. Unfortunately, we saw no decrease in excess noise by adding bars. However, by making the Ti Thermistor a 1/20 square geometry, as opposed to a 1/6 square, the excess noise was lower, and was pushed to higher frequencies. The 1/6 square and 1/20 square data are shown in Fig. 5 . When the 1/20 square device is in the middle of its transition (bottom curve in Fig. 5(b) ), the ratio of the noise level at the excess noise peak to the level at low frequency (10 Hz), . However, when the 1/6 square device is in the middle of its transition (top curve in Fig. 5(a) ), this same ratio is 6. The G of both devices in Fig. 5 is 160-165 pW/K, both have a of 440 mK, and both have very similar 's. Finally, the noise in our devices at ultralow frequencies was studied by digitizing data over long times and performing an FFT. This data is represented in Fig. 6 for a different device with a . From roughly 0.5 Hz to 10 Hz, the noise is flat with a value of . Below 50 mHz 1/f noise can be seen turning on. The noise in this device at higher frequencies, not shown, increases to at 1 kHz.
D. Time Response
The time response of our devices was investigated by sending in pulses of light from an LED. The natural and operational time constants were measured. The operational time constant, , refers to that when the TES is biased within its superconducting transition, and hence when electrothermal feedback is present. A plot of as a function of bias voltage, , for a Ti TES is shown in Fig. 7 . The substrate temperature for all biases was held at 20 mK. The rise in as is increased is expected since the responsivity, , where is the optical power and I is the current response in the SQUID ammeter. The natural time constant, , is that measured above the transition, with no bias and hence no feedback. was measured from the response to LED pulses and monitoring the TES temperature by noise thermometry. was found to be 27.8 ms. These measurements were also performed with a substrate temperature of 20 mK. By using the relation, , the heat capacity of the device, C, was determined to be .
IV. CONCLUSIONS
We have successfully fabricated and tested the important thermal and DC electrical properties of TES devices to be employed for the SPIDER experiment. All important parameters, , , G, , , and NEP are within the specified ranges needed to make the mission a success.
